Department of Electrical Engineering

&ldquo;IIT Jodhpur is committed to impart quality education to facilitate the creation of qualified, competent and responsible human resources to meet the emerging technological challenges of the world. It is working towards creating an equitable learning platform that is positive, accessible and effective in the face of the modern societal and scientific advancements.

Flexibility in curriculum, in all its academic programs, encompassing elements of teaching, research, creativity, innovation and entrepreneurship is the most unique feature of IIT Jodhpur. The Department of Science and Technology (DST), under the National Mission on Cyber Physical Systems, has identified IIT Jodhpur as a Technology &amp; Innovation Hub in the area of Augmented Reality and Virtual Reality. The institute has also been nominated as the coordinator for the Jodhpur City and Knowledge Cluster by the Office of Principal Scientific Adviser, Government of India.

The sprawling 852-acre IIT Jodhpur campus is a majestic tribute to the deep-rooted diverse cultural heritage of the region. The campus is an architectural masterpiece, which is slated to become an international exemplar of sustainability with net-zero energy, and advanced water and waste management strategies.&rdquo;

IIT Jodhpur

A highly sensitive ions flow controller, for lab-on-a-chip devices, operating through the nanochannels and low external potentials is demonstrated. The ion concentration can be modulated upto 50% while working in sub-micro molar range. The device is a fluidic-field-effect transistor (Fluid-FET) which has nanodimensional fluidic channel, connecting two fluid reservoirs and is capped with high quality thermal SiO2 (i.e., low surface charges compared with plasma enhanced chemical vapor deposition SiO2), which is used as gate oxide; analogous to a channel between source-drain of a conventional FET. The ionic conductance modulation in the range of 40%-50% is demonstrated at low voltages (≤2 V) through an external gate potential, providing a simpler way to modulate the surface charges of the channel. The conductance of nanochannel is modeled as a function of gate voltage and gate electrode position (symmetrical and asymmetrical with respect to nanochannels). The precise movement of the ions in one preferred direction (diodic behavior) is achieved by asymmetrically positioned external gate electrode. Fluid-FETs are realized using standard silicon process techniques with polysilicon as sacrificial material, allowing thermally grown silicon oxide as capping layer with low surface charges. The devices are analyzed using 3-D optical imaging, scanning electron microscopy, and electrical characterization in the presence of various ionic solutions. © 2001-2012 IEEE.

World University root node

IEEE Sensors Journal

Fluid-FET: An Ionic Controller for Lab-on-a-Chip

A unique technique is proposed based on sparseautoencoders for automated fault detection and classification using the acoustic signal generated from internal combustion (IC) engines. This technique does not require any handengineered feature extraction and feature selection from acoustic data for fault detection and classification, as usually done. The proposed technique uses sparse-autoencoder for unsupervised features extraction from the training data. The training and testing data sets are then transformed by these extracted features, before being used by the softmax regression for classification of unknown engines into healthy and faulty class. The use of sparse-autoencoder to learn fault features improves the classification performance significantly with a small number of training data. This technique is tested on industrial IC engine data set, with overall classification performance of 183 correct classifications out of 186 test cases for four different fault classes.

Fulltext

COMPLEX \& INTELLIGENT SYSTEMS

Fault detection and classification by unsupervised feature extraction and dimensionality reduction

In this paper, a power system having different loads which are switched at different instants is considered. We consider scenarios when the loads in a power system change at very fast rate. This switching causes impulsive noise in the associated power line communication (PLC) channel which limits the average bit error rate (BER) performance. The paper aims to analyze the performance of a PLC system for varying load switching rates. The PLC system under consideration employs direct sequence spread spectrum coding with amplitude shift-keying (ASK) modulation. An approximate closed form expression for the average BER is derived. A composite and a physical layer system model is developed. The physical layer model analysis shows that the average BER performance improves with increasing transmitted power and decreasing distance between the transmitter and the receiver. Similarly, the composite model analysis shows that the performance improves with decreasing load switching rates. © 2015 IEEE.

IEEE Power and Energy Society General Meeting

Modeling and performance analysis of a PLC system in presence of impulsive noise

Power line communication (PLC) is the use of power lines for the purpose of electronic data transmission. The presence of additive noise, namely, background noise and impulsive noise, significantly affects the performance of a PLC system. While the background noise is modeled by Nakagami- m distribution, the impulsive noise is modeled using Middleton class A distribution. In this letter, we study the performance of a PLC system under the combined effect of Nakagami- m background noise and Middleton class A impulsive noise assuming binary phase shift keying signaling. The probability density function of decision variable under the influence of additive noise (sum of background noise and impulsive noise) is derived. We also derive an analytical expression for the average bit error rate of the considered PLC system. The analytical expressions are validated by close matching to the simulation results. The analysis presented in this letter closely predicts the behavior of the PLC system under the combined effect of background and impulsive noises. © 2015 IEEE.

IEEE Communications Letters

Performance Evaluation of PLC under the Combined Effect of Background and Impulsive Noises

In this paper, a design of planar, compact dual frequency slot array antenna is implemented using substrate integrated waveguide (SIW) cavity backed slot antenna as array element. The proposed design uses a pair of slots placed at the top wall of the cavity to excite higher order hybrid mode along with conventional TE120 mode which helps to create dual resonances. A design of 1×4 array of the proposed SIW cavity backed slot pair is used to achieve dual frequency slot array antenna in planar substrate. The array is fed by SIW power divider. The proposed antenna array resonates at 9.88 GHz and 10.76 GHz with a gain of 11.3 dBi and 11.8 dBi respectively and sidelobe level 12.5 dB below at both resonances. © 2015 IEEE.

IEEE Antennas and Propagation Society, AP-S International Symposium (Digest)

Design of dual-frequency substrate integrated waveguide (SIW) cavity backed slot array antenna

In this paper, a novel design of substrate integrated waveguide (SIW) cavity backed slot antenna for dual frequency and broadband application is demonstrated. In the proposed design, a parasitic slot is placed along with the conventional central slot at the top metallic plate of the cavity to generate dual frequency resonances at 10.08 GHz and 11.96 GHz. The central slot is placed at the center of the cavity and it is excited by TE120 mode of the cavity to radiate into free space. However, the placement of parasitic slot in the cavity modifies the surface current distribution at top metallic plate at higher frequency and as a result, a hybrid mode resonance is achieved. Both these resonances contribute to the dual frequency operation of the antenna with unidirectional radiation pattern, high gain, high front-to-back ratio (FTBR) at both operating frequencies. The proposed antenna achieves a bandwidth of 108 MHz (1%) and 100 MHz (0.83%), a gain of 5.5 dBi and 5.3 dBi and front to back ratio of 10 dB and 12 dB respectively at first and second resonant frequency. The slot lengths can be varied to achieve a frequency ratio of two resonant frequencies in a broad range of 1.18-1.5. The length of the slot pair can also be tuned to merge the dual resonances to achieve a broadband response. A design example of broadband antenna is also demonstrated. The proposed design shows a bandwidth of 380 MHz (3.6%), a gain of 5.2-5.8 dBi and FTBR of 15 dB throughout the operating bandwidth. © 2015 EurAAP.

2015 9th European Conference on Antennas and Propagation, EuCAP 2015

Substrate integrated waveguide cavity backed slot antenna with parasitic slots for dual-frequency and broadband application

In this paper, a detailed characterization of multilayer compact Substrate Integrated Waveguide (SIW) series-series slot coupler is presented. Behavior of coupling slots for a range of tilt angle, frequencies and resonant length are presented. The proposed design principle has been described with the help of the characterization results of the double layered cross coupled SIW slot coupler. An application of the proposed SIW coupler as 1 to 2 power divider is also presented. The multilayer behavior and SIW technique make the structure compact which occupies less space as compared to traditional power dividers. The proposed design works for the bandwidth of 474 MHz (4.65% for -20 dB) and can be used as a feeding network for the SIW based waveguide slot array antenna. © 2015 EurAAP.

Design and characterization of multi-layer Substrate Integrated Waveguide (SIW) slot coupler

In this letter, a novel dumbbell-shaped slot along with thin substrate integrated waveguide (SIW) cavity backing (height < 0.036λ0) is used to design dual-frequency slot antenna. The proposed design exhibits unidirectional radiation characteristics, high gain, high front to back ratio (FTBR) at each resonant frequency while maintaining low profile, planar configuration. The unique slot shape helps to introduce complex current distribution at different frequencies that results in simultaneous excitation of hybrid mode at higher frequency along with conventional TE120 mode in the cavity. Both conventional mode and the hybrid mode helps the modified slot to radiate at the corresponding resonant frequencies resulting in compact, dual-frequency antenna. A fabricated prototype is also presented which resonates at 9.5 GHz and 13.85 GHz with impedance bandwidth more than 1.5% at both resonant frequencies and gain of 4.8 dBi and 3.74 dBi respectively. The front-to-back ratio of the antenna are above 10 dB at both operating frequencies. © 2014 IEEE.

IEEE Antennas and Wireless Propagation Letters

Substrate integrated waveguide cavity-backed dumbbell-shaped slot antenna for dual-frequency applications

In recent years, High Dynamic Range (HDR) imaging has attracted significant attention from industry and academia. As a result, there are currently several on-going efforts towards standardization and benchmarking of existing tools for HDR image and video, and one of the key aspects is that of video quality measurement (both subjective and objective approaches). Therefore, this paper aims to identify few key challenges in the said area and then discuss existing solutions. Specifically, we first discuss a few important practical aspects that make HDR video quality measurement potentially challenging. Second, we report our recent efforts towards developing HDR video datasets that have been subjectively annotated for visual quality. Finally, we analyze and compare the effectiveness of existing solutions for objective quality prediction. © 2015 SPIE.

Proceedings of SPIE - The International Society for Optical Engineering

Study of high dynamic range video quality assessment

In this paper, a design of broadband planar substrate integrated waveguide (SIW) transvar coupler is demonstrated. A study has been carried out to explore the effects of the number and size of coupling apertures, placed in the side wall of the four port coupler, on its performance. A design curve is also formulated to relate the bandwidth performance of the coupler with the number of apertures. Finally a six aperture coupler has been designed and fabricated to validate the simulation results. The proposed coupler is a good candidate for circular polarized antenna feeding network. © 2015 IEEE.