Header menu link for other important links
Analysis of timing error due to supply and substrate noise in an inverter based high-speed comparator
V.K. Sharma, B. Dinesh Kumar, M.S. Illikkal, , N. Gupta, H. Shrimali
Published in Institute of Electrical and Electronics Engineers Inc.
Volume: 2019-May
This paper presents the timing error and power supply induced jitter (PSIJ) analyses of an inverter based high-speed comparator, including the design of common-mode body biasing feedback circuitry. Both the main circuit and the supporting circuitry have been designed and implemented in a standard 28 nm CMOS technology with power supply of 0.9 V. The closed-form transfer function of the comparator including biasing circuitry, used in PSIJ analysis, is derived using symbolic admittance method. The mathematical model shows an agreement with the simulation and exhibits 7.4% of mean percentage error (MPE). © 2019 IEEE
About the journal
JournalData powered by TypesetProceedings - IEEE International Symposium on Circuits and Systems
PublisherData powered by TypesetInstitute of Electrical and Electronics Engineers Inc.