Profiles
Research Units
Publications
Sign Up
Faculty Login
X
Conferences
Analysis of Jitter for a Chain-of-Inverters including On-chip Interconnects
M.S. Illikkal
,
Jai Narayan Tripathi
,
H. Shrimali
,
R. Achar
Published in Institute of Electrical and Electronics Engineers Inc.
2019
DOI:
10.1109/SaPIW.2019.8781638
Abstract
This paper presents an efficient method for the estimation of jitter due to power supply noise in a chain-of-inverters including the on-chip-interconnects. An analytical noise transfer function from power supply to output is derived based on a small-signal analysis. The estimation of jitter is done using a slope-based semi-analytical approach and the results are compared with the SPICE-based simulations. © 2019 IEEE.
Request full-text
Cite
Content may be subject to copyright.
Figures & Tables (6)
Journal Details
Authors (1)
About the journal
Journal
Data powered by Typeset
2019 IEEE 23rd Workshop on Signal and Power Integrity, SPI 2019 - Proceedings
Publisher
Data powered by Typeset
Institute of Electrical and Electronics Engineers Inc.
Authors (1)
Jai Narayan Tripathi
Department of Electrical Engineering
IIT Jodhpur
Recent publications
Optimal design of a decoupling network using variants of particle swarm optimization algorithm
Modeling the Combined Effects of Transmission Media and Ground Bounce on Power Supply Induced Jitter
Jitter estimation in a CMOS tapered buffer for an application of clock distribution network
An IBIS-like Modelling for Power/Ground Noise Induced Jitter under Simultaneous Switching Outputs (SSO)
Get all the updates for this publication
Follow