Received 19 January 2015; revised 13 March 2015; accepted 17 March 2015. Date of current version 22 April 2015. The review of this paper was arranged by Editor M. Chan.

Digital Object Identifier 10.1109/JEDS.2015.2415584

Analytical Modeling and Experimental Validation of Threshold Voltage in BSIM6 MOSFET Model

HARSHIT AGARWAL¹ (Student Member, IEEE), CHETAN GUPTA¹, PRAGYA KUSHWAHA¹ (Student Member, IEEE), CHANDAN YADAV¹ (Student Member, IEEE), JUAN P. DUARTE², SOURABH KHANDELWAL² (Student Member, IEEE), CHENMING HU² (Fellow, IEEE), AND YOGESH S. CHAUHAN¹ (Senior Member, IEEE)

1 Nanolab, Department of Electrical Engineering, Indian Institute of Technology Kanpur, Kanpur 208016, India 2 Department of Electrical Engineering and Computer Science, University of California, Berkeley, Berkeley, CA 94720, USA

CORRESPONDING AUTHOR: Y. S. CHAUHAN (e-mail: chauhan@iitk.ac.in)

This work was supported in part by DST Fast Track Scheme for Young Scientists, Ramanujan Fellowship, and in part by the Semiconductor Research Corporation under Research 2462.

ABSTRACT In this paper, an analytical model of threshold voltage for bulk MOSFET is developed. The model is derived from the physical charge-based core of BSIM6 MOSFET model, taking into account short channel effects, and is intended to be used in commercial SPICE simulators for operating point information. The model is validated with measurement data from IBM 90-nm technology node using various popular threshold voltage extraction techniques, and good agreement is obtained.

INDEX TERMS BSIM6, MOSFET, SPICE, threshold voltage.

I. INTRODUCTION

Threshold voltage is an important device parameter from modeling and circuit point of view, considering the fact that low power technologies are targeting the sub-threshold design. It is generally regarded as the signature of the technology and governs transition from weak inversion to strong inversion. Earlier generation MOSFET models, like BSIM3, BSIM4 etc, were based on the concept of threshold voltage. Although the state of the art modeling approaches (surface potential/charge based modeling) [1]-[4] do not endorse threshold voltage based methodologies, the fundamental physics essentially remains the same and still threshold voltage characterizes the technology. Classically, the threshold voltage is defined as the gate voltage at which the surface potential is $2\phi_f$, where ϕ_f is the bulk fermi potential [5]. However, one cannot measure the surface potential to calculate threshold voltage, but it has to be extracted. There are several methods proposed in literature to extract threshold voltage [6]–[10].

In this paper, we have develop an analytical model of threshold voltage for BSIM6 bulk MOSFET model, which can be used for operating point information in SPICE engines. Being a charge based model, BSIM6 does not use threshold voltage formulation. However, it is necessary to know threshold voltage of the transistor because circuit design techniques require it to bias the circuit in appropriate region, e.g., analog designer use it to bias the transistor in saturation region and digital designer needs it to determine on current. The model is validated with threshold voltage extracted from different exaction methods outlined in Section II. Rest of the paper is organized as follows. Section III presents the derivation of the proposed threshold voltage model. The results are reported in Section IV and the conclusion is drawn in Section V.

II. THRESHOLD VOLTAGE EXTRACTION METHODS A. EXTRAPOLATION IN LINEAR REGION (ELR) [6]

This is the popular and widely used method of MOSFET characterization. In this method, I_D - V_G curve is linearly extrapolated from the point of maximum g_m (transconductance), and threshold voltage is given by its V_G intercept. For the saturation region, threshold voltage is extracted from the V_G intercept of linearly extrapolated $\sqrt{I_D}$ - V_G curve, and the method is called as extrapolation in saturation region (ESR).

2168-6734 © 2015 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.

B. G_M/I_D [7]

This method defines threshold voltage as the gate voltage at which drift and diffusion components of the drain current are equal. Threshold voltage is extracted from $\frac{g_m}{I_D}$ vs V_G characteristics as a gate voltage corresponding to $\frac{g_m}{I_D} = 0.5 \frac{g_m}{I_D}|_{max}$.

C. SECOND DERIVATIVE (SD) [8]

Also known as Transconductance Change method, it defines threshold voltage as the gate voltage corresponding to maximum slope of g_m - V_G characteristics. Threshold voltage in the saturation region is obtained from maximum slope of $\frac{d^2\sqrt{J_D}}{dV_a^2}$.

D. SECOND DERIVATIVE LOGARITHMIC (SDL) [9]

First derivative of the logarithm of drain current remains constant in weak inversion, and decays gradually to zero in strong inversion leading to minima of the second derivative in the vicinity of the transition region. In this method, threshold voltage is defined as the gate voltage where this double derivative is minimum.

E. CONSTANT CURRENT (CC) [10]

Owing to its simplicity, it is one of the most popular methods of threshold voltage extraction. Gate voltage corresponding to an arbitrary drain current given by $I_{CC} = \frac{W}{L} \cdot I_0$ is defined as the threshold voltage. Here L, W are the effective channel length and width, respectively and I_0 is a constant current level chosen arbitrarily.

III. THRESHOLD VOLTAGE MODEL A. LONG CHANNEL THRESHOLD VOLTAGE

The drain current under the standard drift-diffusion formal-

ism can be represented as [11],

$$I_{ds} = I_{drift} + I_{diff} = -W.\mu \left(Q_i \cdot \frac{d\psi_s}{dx} + \cdot V_t \frac{dQ_i}{dx} \right) \quad (1)$$

where W, μ , Q_i , ψ_s and V_t represents channel width, mobility, inversion charge density, surface potential and thermal voltage respectively. Defining threshold voltage as the gate voltage at which $I_{drift} = I_{diff}$, using charge linearization [2], [4] and normalizing the inversion charge density to $-2n_q C_{ox}V_t$ leads to $q_i = \frac{1}{2}$, where q_i represents the normalized inversion charge density. Since inversion charge density varies along the channel from source to drain, depending on channel potential, source is chosen as reference and threshold voltage is defined as the gate voltage at which normalized inversion charge density at the source is given by

$$q_s = \frac{1}{2} \tag{2}$$

In BSIM6 model, pinch-off potential is first calculated from gate voltage, followed by inversion charge densities at source and drain ends [12]. Here, since q_i at threshold is known,



FIGURE 1. Comparison of $\psi_{p,\text{th}}$ (pinchoff potential at $q_s = 0.5$) with numerical solution. The source voltage is swept from -0.5 to 1 V. The error resulting from approximation in (5) is less than 1%, leading to compact, yet accurate expression of pinchoff potential at threshold condition.

the steps of BSIM6 core model are followed in reverse order. First, pinch-off potential corresponding to $q_s = \frac{1}{2}$ (represented as $\psi_{p,th}$) is calculated using the general relationship among q_i , pinch off potential (ψ_p) and channel potential (v_{ch}) [2]

$$\ln\left[\frac{2q_i.n_q}{\gamma_0}\left(q_i\frac{2n_q}{\gamma_0}+2\sqrt{\psi_p-2q_i}\right)\right]+2q_i=\psi_p-2\phi_f-v_{ch}$$
(3)

where the terms have their usual meanings. From (2) and (3),

$$\psi_{p,th} = 1 + \ln\left[\frac{n_q}{\gamma_0}l\left(\frac{n_q}{\gamma_0} + 2\sqrt{\psi_{p,th} - 1}\right)\right] + 2\phi_f + v_s \quad (4)$$

Note that above equation is implicit for $\psi_{p,th}$. To obtain it in explicit form, we make a simplifying assumption and replace $\psi_{p,th} - 1$ in RHS of (4) with $\psi_{p,th} - 1 = 2\phi_f + v_s$. The reason behind this assumption can be understand as follows. Classically, at threshold, $\psi_S = 2\phi_f + V_s$ and $Q_i = 0$. Since pinch-off potential is nothing but surface potential at $Q_i = 0$, this assumption can be used to approximate pinchoff potential at threshold. The other bias dependent term n_q is also approximated by $n_q = 1 + \frac{\gamma}{2\sqrt{2\phi_f + v_s}}$, which gives

$$\psi_{p,th} = 1 + \ln\left[\frac{n_q}{\gamma_0}l\left(\frac{n_q}{\gamma_0} + 2\sqrt{2\phi_f + v_s}\right)\right] + 2\phi_f + v_s \quad (5)$$

Fig. 1 shows comparison of pinch-off potential at $q_s = \frac{1}{2}$ obtained numerically from (4) and $\psi_{p,th}$ (obtained from (5)). The source voltage is swept from 0.5V to -1V. The error in $\psi_{p,th}$ remains less than 1% for the given body bias range which is fairly good in terms of accuracy. After $\psi_{p,th}$ is obtained, next step is to calculate threshold voltage. The potential balance equation in conjunction with Poisson's equation and Gauss's law for the MOSFET is given as [11],

$$V_G = V_{FB} + \psi_S - \frac{Q_{in} + Q_{dep}}{C_{ox}} \tag{6}$$



FIGURE 2. Threshold voltage model validation. (a) Threshold voltage versus channel length in linear region at $V_{ds} = 50$ mV and $V_b = 0$ V. Channel length is varied from 2 μ m to 70 nm. The threshold voltage from the model is in close agreement with the extraction methods. It is also important to note that the model is able to capture the threshold voltage roll-up characteristics, typical to the halo implanted devices. Measured threshold voltage is extracted using CC method, for which $I_0 = 350$ nA is used. Inset figure shows the threshold voltage versus body bias in linear region at $V_{ds} = 50$ mV for $L = 2 \mu$ m. (b) V_{th} versus L in saturation region. (c) V_{th} versus body bias in linear and saturation region. The model accurately models threshold voltage across length and drain and body biases.

where V_{FB} is the flat band voltage. At pinch-off, $\psi_S = \psi_P$, and $Q_{in} = 0$ [13], which gives

$$V_G = V_{FB} + \psi_P + \gamma \sqrt{\psi_P} \tag{7}$$

Thus we get final expression for long channel threshold voltage as

$$V_{th,long} = V_{FB} + \psi_{p,th} V_t - \gamma \sqrt{\psi_{p,th} V_t}$$
(8)

B. SHORT CHANNEL THRESHOLD VOLTAGE

Threshold voltage in short channel devices is affected by drain voltage, popularly known as drain induced barrier lowering (DIBL). Apart from DIBL, vertical non uniform doping (VNUD), Drain Induced Threshold Shift (DITS) also change threshold voltage. The compact models for threshold voltage shift were originally developed for BSIM3 and BSIM4 [14]–[16], and had gained popularity and wide acceptance in the device community. BSIM6 makes use of these models, with modification required for charge based formalism [13]. The effective threshold voltage for short channel devices is obtained as follows-

$$V_{th} = V_{th,long} - \Delta V_{th,DIBL} - \Delta V_{th,VNUD} - \Delta V_{th,DITS}$$
(9)

IV. SIMULATION RESULTS

The threshold voltage model is validated with IBM 90nm CMOS technology measurements for channel length varying from $2\mu m$ to 70nm. We first extract DC modelcard for the set of devices under test, thereby fixing the parameter values in (9). Drain voltage for linear region operation is 50mV and for saturation region is V_{DD} , which is greater than 1V. To validate the model capability to capture threshold voltage across lengths, Fig. 2(a) shows the threshold voltage vs channel length, where channel length is varied from $2\mu m$ to 70nm at $V_{ds} = 50mV$ and $V_b = 0V$. Inset figure in Fig. 2(a) shows the threshold voltage vs body bias in linear region ($V_{ds} = 50mV$) for the long channel device ($L = 2\mu m$). The model is able to reproduce experimentally

observed threshold voltage roll-up in Fig. 2(a), and is in agreement with the threshold voltage extracted from different extraction methods, especially with the popularly used constant current method.

Fig. 2(b) shows threshold voltage extracted in saturation region vs channel length at $V_{ds} = V_{DD}$ and $V_b = 0V$. Fig. 2(c) shows threshold voltage vs body bias for the short channel device (L = 70nm) biased in linear and saturation regions. The model accurately captures the drain and body bias effect on threshold voltage for short channel transistors. Fig. 2 also compares threshold voltage extracted from classical method ($Q_i = 0$) obtained using $\psi_s = 2\phi_f + v_s$. As observed in the Fig. 2, threshold voltage thus obtained is typically 50mV-100mV (2-4 V_t at room temperature) below the threshold voltage extracted from other techniques. The proposed model, which is based on physical charge based core of BSIM6, allows to model threshold voltage in analytical form and its results are in close agreement with the extracted threshold voltage from different methods.

V. CONCLUSION

A new formulation of threshold voltage in BSIM6 model is presented. The model accounts for real device effects and utilizes charge based core of BSIM6 compact model. The model captures threshold voltage across lengths, drain and body biases, and shows excellent matching with the experimental data.

ACKNOWLEDGMENT

The authors would like to thank A. Dutta and S. Sirohi of IBM India for providing the experimental data.

REFERENCES

- [1] G. Gildenblat, Compact Modeling: Principles, Techniques and Applications. Dordrecht, The Netherlands: Springer, 2010.
- [2] J.-M. Sallese, M. Bucher, F. Krummenacher, and P. Fazan, "Inversion charge linearization in MOSFET modeling and rigorous derivation of the EKV compact model," *Solid-State Electron.*, vol. 47, no. 4, pp. 677–683, 2003.

- [3] M. Miura-Mattausch *et al.*, "HiSIM2: Advanced MOSFET model valid for RF circuit simulation," *IEEE Trans. Electron Devices*, vol. 53, no. 9, pp. 1994–2007, Sep. 2006.
- [4] Y. Chauhan *et al.*, "BSIM6: Analog and RF compact model for bulk MOSFET," *IEEE Trans. Electron Devices*, vol. 61, no. 2, pp. 234–244, Feb. 2014.
- [5] X. Zhou, K. Lim, and D. Lim, "A simple and unambiguous definition of threshold voltage and its implications in deep-submicron MOS device modeling," *IEEE Trans. Electron Devices*, vol. 46, no. 4, pp. 807–809, Apr. 1999.
- [6] L. Dobrescu, M. Petrov, D. Dobrescu, and C. Ravariu, "Threshold voltage extraction methods for MOS transistors," in *Proc. Int. Semicond. Conf.*, vol. 1. Sinaia, Romania, 2000, pp. 371–374.
- [7] C. Galup-Montoro et al., "The advanced compact MOSFET (ACM) model for circuit analysis and design," in Proc. IEEE Custom Integr. Circuits Conf., San Jose, CA, USA, 2007, pp. 519–526.
- [8] H.-S. Wong, M. H. White, T. J. Krutsick, and R. V. Booth, "Modeling of transconductance degradation and extraction of threshold voltage in thin oxide MOSFET's," *Solid-State Electron.*, vol. 30, no. 9, pp. 953–968, 1987.
- [9] K. Aoyama, "A method for extracting the threshold voltage of MOSFET based on current components," in *Simulation of Semiconductor Devices and Processes*, H. Ryssel and P. Pichler, Eds. Vienna, Austria: Springer, 1995, pp. 118–121.
- [10] A. Ortiz-Conde *et al.*, "A review of recent MOSFET threshold voltage extraction methods," *Solid-State Electron.*, vol. 47, no. 4, pp. 677–683, 2003.
- [11] Y. Tsividis, Operation and Modeling of the MOS Transistor. New York, NY, USA: Oxford Univ. Press, 2011.
- [12] H. Agarwal et al., "Recent enhancements in BSIM6 bulk MOSFET model," in Proc. IEEE Int. Conf. Simul. Semicond. Process. Devices, Glasgow, Scotland, 2013, pp. 53–56.
- [13] (2014). BSIM6 Technical Manual. [Online]. Available: http://wwwdevice.eecs.berkeley.edu/bsim/?page=BSIM6_LR
- [14] (2013). BSIM4 Technical Manual. [Online]. Available: http://wwwdevice.eecs.berkeley.edu/bsim/?page=BSIM4
- [15] Z. Liu *et al.*, "Threshold voltage model for deep-submicrometer MOSFETS," *IEEE Trans. Electron Devices*, vol. 40, no. 1, pp. 86–95, Jan. 1993.
- [16] K. M. Cao et al., "Modeling of pocket implanted MOSFETs for anomalous analog behavior," in Proc. IEEE Int. Electron Devices Meeting (IEDM), Washington, DC, USA, 1999, pp. 171–174.



HARSHIT AGARWAL received the M.Tech. degree from the National Institute of Technology, Hamirpur, India, in 2012. He is currently pursuing the Ph.D. degree with Nanolaboratory, Department of Electrical Engineering, Indian Institute of Technology Kanpur, Kanpur, India.



CHETAN GUPTA is currently pursuing the Ph.D. degree with the Indian Institute of Technology Kanpur, Kanpur, India. His area of interests include semiconductor device physics and modeling.



PRAGYA KUSHWAHA is currently pursuing the Ph.D. degree with the Indian Institute of Technology Kanpur, India. Her current research interests include semiconductor device physics, modeling, and characterization.



CHANDAN YADAV is currently pursuing the Ph.D. degree with the Indian Institute of Technology Kanpur, Kanpur, India. His current research interests include compact modeling and simulation of UTB SOI and FinFETs.



JUAN P. DUARTE received the B.Sc. and M.S. degrees from the Korea Advanced Institute of Science and Technology, Daejeon, Korea, in 2010 and 2012, respectively. He is currently pursuing the Ph.D. degree with the University of California, Berkeley, CA, USA.



SOURABH KHANDELWAL (M'14) received the Ph.D. degree from the Norwegian University of Science and Technology in 2013 and the M.Tech. degree from the Indian Institute of Technology Bombay in 2007. He was a Research Engineer with IBM Semiconductor Research from 2007 to 2010. He is currently a BSIM Program Manager/Post-Doctoral Researcher with the BSIM Group, Department of Electrical Engineering and Computer Science, University of California, Berkeley, His Ph.D. work on GaN compact model

named ASM-HEMT model is under consideration for industry standardization at the Compact Model Coalition. He has authored several journal and conference publications in the area of device modeling and characterization.



CHENMING HU (F'03) is the TSMC Distinguished Professor Emeritus of University of California Berkeley, Berkeley, CA, USA. He is a Former Chief Technology Officer of TSMC. He is a Board Director of SanDisk Inc., and of the non-profit Friends of Children with Special Needs. He is well known for his work on the 3-D transistor, FinFET, which can be scaled to single digit nanometers. He has developed widely used IC reliability models and led the research of BSIM—the first industry—standard SPICE model

used by most IC companies to design CMOS products since 1996. He was a recipient of the IEEE Andrew Grove Award, the Solid State Circuits Award and Nishizawa Medal, the Kaufman Award of the EDA industry, the University Research Award of the U.S. Semiconductor Industry Association, and the UC Berkeley's Highest Honor for teaching—the Berkeley Distinguished Teaching Award.



YOGESH S. CHAUHAN (SM'12) received the Ph.D. degree from École Polytechnique Fédérale de Lausanne, Lausanne, Switzerland, in 2007. He was with IBM Semiconductor Research from 2007 to 2010, the Tokyo Institute of Technology in 2010, and the University of California Berkeley from 2010 to 2012. Since 2012, he has been an Assistant Professor with the Indian Institute of Technology Kanpur, India. His research interests are characterization, modeling, and simulation of advanced semiconductor devices. He was the

recipient of prestigious Ramanujan Fellowship from the Government of India in 2012 and the IBM Faculty Award in 2013. He is an Editor of the Institution of Electronics and Telecommunication Engineers Technical Review. He is an Executive Committee Member of the IEEE U.P. Section.